Skip to content

Issues: NetFPGA/P4-NetFPGA-public

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

42 Open 32 Closed
42 Open 32 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Has anyone tried the P4->netFPGA toolchain on other netFPGA boards(netFPGA-1G,netFPGA-10G,netFPGA-1G-CML)?
#74 opened Jan 10, 2024 by YinchuanCong
1
Who is studying Vitis Networking P4, you can contact me to study together
#73 opened Aug 18, 2023 by retina007
Create a project without tables
#72 opened May 20, 2022 by MarioPatetta
Critical Warning while compiling bitstream (Evaluation License Warning)
#71 opened Apr 11, 2022 by nithishkgnani
Switch Calculator LOOKUP not working
#70 opened Apr 11, 2022 by nithishkgnani
2
Build an extern function using CAM module help wanted
#69 opened Mar 4, 2022 by MarioPatetta
CLI tool not working as expected
#67 opened Oct 5, 2021 by MarioPatetta
2
Xilinx SDNet not found
#64 opened Apr 15, 2021 by Carmine50
5
NetFPGA Compatible Motherboards help wanted
#63 opened Apr 12, 2021 by mharris-t
5
10 g Nic
#59 opened Dec 22, 2020 by asad889
Unable to use the custom interface on the LPM IP Core
#58 opened Nov 25, 2020 by marcospazianibrunella
Warning: Table TopPipe.forward key pre-padded with 8 bits
#57 opened Nov 11, 2020 by happyPisces
1
ERROR: not enough fields provided to complete _hexify()
#56 opened Nov 9, 2020 by guimvmatos
@sibanez12
5
How can I add entry to LPM tables?
#54 opened Oct 30, 2020 by guimvmatos
@sibanez12
KeyError: 'thresh' when running run.py for fred_basic
#51 opened Sep 23, 2020 by harshgondaliya
@sibanez12
4
SUME SIMULATION fails after a given number of table entries
#50 opened Aug 29, 2020 by harshgondaliya
@sibanez12
advance() method is not working as expected
#49 opened Jun 1, 2020 by harshgondaliya
@sibanez12
2
No Such Device issue
#48 opened May 12, 2020 by samersh23
7
CLI allows adding more than 32 TCAM entries but Workflow steps doesn't?
#45 opened Mar 17, 2020 by harshgondaliya
Why only max. 8 CAM and 32 TCAM entries are possible?
#44 opened Mar 10, 2020 by harshgondaliya
1
FAIL ( Check reg_stim.log file!!!! )
#42 opened Mar 6, 2020 by harshgondaliya
1
./vivado_sim.bash step fails
#39 opened Feb 1, 2020 by harshgondaliya
[help needed] ERROR in step 10 while compiling the bitstream
#38 opened Jan 15, 2020 by samersh23
partial reconfiguration
#36 opened Dec 1, 2019 by Winters123
MPLS parsing overhead over 100 times
#35 opened Nov 4, 2019 by gsankara
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.