-
Notifications
You must be signed in to change notification settings - Fork 621
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Coverity fixes 09-2024 #5633
Coverity fixes 09-2024 #5633
Conversation
Signed-off-by: Michał Szołucha <[email protected]>
!build |
CI MESSAGE: [18329280]: BUILD STARTED |
CI MESSAGE: [18329280]: BUILD FAILED |
Signed-off-by: Michał Szołucha <[email protected]>
!build |
CI MESSAGE: [18430989]: BUILD STARTED |
CI MESSAGE: [18430989]: BUILD FAILED |
@@ -54,7 +54,7 @@ void adjustMatrices(nvcv::Tensor &matrices, cudaStream_t stream) { | |||
|
|||
int num_blocks = div_ceil(bs, 256); | |||
int threads_per_block = std::min(bs, 256); | |||
adjustMatricesKernel2<<<num_blocks, threads_per_block, 0, stream>>>(wrap, bs); | |||
CUDA_CALL(adjustMatricesKernel2<<<num_blocks, threads_per_block, 0, stream>>>(wrap, bs)); |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I don't think this would compile. A CUDA kernel invocation doesn't return a value.
Use CUDA_CALL(cudaGetLastError());
after the kernel invocation.
scratch.ToGPU(ws.stream(), pointers), | ||
ws.NumInput() + 1, | ||
N); | ||
CUDA_CALL(Sum<<<div_ceil(N, 256), 256, 0, ws.stream()>>> |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Likewise.
Fixes not posted. The changes are included in the replacement PR #5652 |
Category:
Other (e.g. Documentation, Tests, Configuration)
Description:
Coverity fixes for 09-2024
Additional information:
Affected modules and functionalities:
Key points relevant for the review:
Tests:
Checklist
Documentation
DALI team only
Requirements
REQ IDs: N/A
JIRA TASK: N/A