Skip to content
View Muhammed-Hamzaa's full-sized avatar
6 followers · 9 following

Block or report Muhammed-Hamzaa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Muhammed-Hamzaa/README.md

👋 Hello, I'm Muhammed Hamza!

🔭 I’m currently working on RISC-V 5 stage pipelined processor

🌱 I’m currently learning | Advance concepts in RISC-V ISA | FPGA | AI & ML with Python |

👯 I’m looking to collaborate on RISC-V

👨‍💻 All of my projects are available at https://github.com/Muhammed-Hamzaa

💬 Ask me about C++,Verilog,Python,RISC-V

📫 How to reach me [email protected]

🌐 Languages and Tools

HTML5 CSS3 JavaScript Python C C++ MySQL Oracle SQL Verilog Logisim Git GitHub Scratch Ubuntu FPGA Makefile

🤝 Let's Connect

muhammad-hamza

🤝 Let's Collaborate

I'm open to collaboration on interesting projects. If you have an idea or want to contribute to any of my projects, feel free to reach out.

Top Langs

Muhammed Hamza's GitHub Stats

GitHub Streak

Pinned Loading

  1. Python_practice Python_practice Public

    Starting with basics of python

    Python

  2. rv32i rv32i Public

    singlecycle

    Verilog

  3. rv32i_pipelined rv32i_pipelined Public

    5 stage pipelined processor

    Verilog 1