Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Sync/Latch configuration settings in ESC_CONFIG_DATA (to be saved in EEPROM) #10

Open
wbzhong-hello opened this issue Feb 23, 2024 · 0 comments

Comments

@wbzhong-hello
Copy link

Hi, I am using the Microchip-SAMD51-LAN9252-SSC_Config.xml in my project.

The ESI file generated by SSC contains below ESC_CONFIG_DATA:

<Eeprom>
	<ByteSize>2048</ByteSize>
	<ConfigData>800E00CC8813FF00000000800000</ConfigData>
</Eeprom>

The 5th byte is used to configure Sync/Latch pins, as described in LAN9252 datasheet.
However, current settings (88h) will configure Sync/Latch pins as Latch inputs. and Sync0/1 map are enabled (AL Event Request Register (0220h bit 2/3)).
In the project and toturial, Sync/Latch pins are used as Sync outputs!
Should we set this byte to 44h?
Acrobat_nch66EACK5

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Development

No branches or pull requests

1 participant