-
Notifications
You must be signed in to change notification settings - Fork 0
/
vga_comunication_hw.tcl
93 lines (75 loc) · 2.58 KB
/
vga_comunication_hw.tcl
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
# TCL File Generated by Component Editor 18.1
# Wed Sep 11 14:27:07 BRT 2019
# DO NOT MODIFY
#
# vga_monitor "vga_monitor" v1.0
# 2019.09.11.14:27:07
#
#
#
# request TCL package from ACDS 16.1
#
package require -exact qsys 16.1
#
# module vga_monitor
#
set_module_property DESCRIPTION ""
set_module_property NAME vga_monitor
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME vga_monitor
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
#
# file sets
#
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL vga_monitor
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file vga_monitor.v VERILOG PATH VgaCommunication/vga_monitor.v TOP_LEVEL_FILE
#
# parameters
#
#
# display items
#
#
# connection point conduit_end
#
add_interface conduit_end conduit end
set_interface_property conduit_end associatedClock ""
set_interface_property conduit_end associatedReset ""
set_interface_property conduit_end ENABLED true
set_interface_property conduit_end EXPORT_OF ""
set_interface_property conduit_end PORT_NAME_MAP ""
set_interface_property conduit_end CMSIS_SVD_VARIABLES ""
set_interface_property conduit_end SVD_ADDRESS_GROUP ""
add_interface_port conduit_end VSync vsync Output 1
add_interface_port conduit_end R r Output 4
add_interface_port conduit_end G g Output 4
add_interface_port conduit_end B b Output 4
add_interface_port conduit_end HSync hsync Output 1
add_interface_port conduit_end score_p1 score_p1 Output 3
add_interface_port conduit_end score_p2 score_p2 Output 3
add_interface_port conduit_end button_game game_button Input 1
add_interface_port conduit_end up_left_bar up_left Input 1
add_interface_port conduit_end up_right_bar up_right Input 1
add_interface_port conduit_end down_left_bar down_left Input 1
add_interface_port conduit_end down_right_bar down_right Input 1
#
# connection point clock
#
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
add_interface_port clock Clock clk Input 1