💯
DO SOMETHING GREAT
VLSI Enthusiast | Student at SIST | Ex-Executive @Robotics-Club-SIST | Trainee at MAVEN SILICON
-
Sathybama Institute of Science and Technology
- chennai
- https://linktr.ee/Jayaram711
Pinned Loading
-
100-DAYS-OF-RTL
100-DAYS-OF-RTL PublicThis Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim tools
-
FSM-MINI-PROJECTS
FSM-MINI-PROJECTS PublicThis Repo contains Source Codes of FSM-BASED implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim tools
Verilog 3
-
FPGA-PROJECTS
FPGA-PROJECTS PublicThis repository contains the files related to Implementations of various Digital circuits on the NEXYS A7 FPGA Board
Tcl
-
RISCV-MYTH-WORKSHOP/riscv-myth-workshop-sep23-JAYRAM711
RISCV-MYTH-WORKSHOP/riscv-myth-workshop-sep23-JAYRAM711 Publicriscv-myth-workshop-sep23-JAYRAM711 created by GitHub Classroom
TL-Verilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.