Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

RISC-V Nested Interrupt Support #366

Open
wants to merge 3 commits into
base: main
Choose a base branch
from

Conversation

cmdrf
Copy link
Contributor

@cmdrf cmdrf commented Jul 15, 2021

RISC-V Nested Interrupt Support

Description

This adds nested interrupt support to the RISC-V port. As a bonus it adds a xPortIsInsideInterrupt macro. Inspired by Canaan's port.

Test Steps

Tested on a Kendryte K210 64-bit RISC-V MCU with an interrupt-heavy application that would crash reproducibly without this change.

Disclaimer

I'm not a RISC-V or OS programming expert. I only tested this on a single target. I'm not mad if this PR stays open for a long time until someone can confirm its correctness (or not).

By submitting this pull request, I confirm that you can use, modify, copy, and redistribute this contribution, under the terms of your choice.

@cmdrf cmdrf requested a review from a team as a code owner July 15, 2021 18:46
@RichardBarry
Copy link
Contributor

Thanks for your contribution. We currently have three vectored interrupt implementations so I will ask for your patience while we consolidate to a single upstream version.

laroche pushed a commit to laroche/FreeRTOS-Kernel that referenced this pull request Apr 18, 2024
…et event (FreeRTOS#366)

Update MQTT demos to log warning on receiving PINGRESP packet in event callback
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants