Skip to content
View AdriftXCore's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report AdriftXCore

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AdriftXCore/README.md

Hi there πŸ‘‹

Top Langs

⚑ ζˆ‘ηš„ζŠ€ζœ―ζ ˆ | My Tech Stack

  • Static Badge verilog c python Static Badge Static Badge

  • Static Badge Static Badge quartus Static Badge Static Badge

Popular repositories Loading

  1. Xilinx_lowlatencyPCMPCS Xilinx_lowlatencyPCMPCS Public

    VHDL

  2. SIMENV SIMENV Public

    SystemVerilog

  3. hdmi_interface hdmi_interface Public

    Verilog

  4. ddr_interface ddr_interface Public

    ddr interface

    Verilog

  5. verilog-pcie verilog-pcie Public

    SystemVerilog

  6. AdriftXCore AdriftXCore Public

    My personal repository