{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":521463742,"defaultBranch":"master","name":"acrn-hypervisor","ownerLogin":"6ZhangWei","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2022-08-05T01:20:40.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/110207872?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1715322169.0","currentOid":""},"activityList":{"items":[{"before":"8b0cc95ac410af833ce157e80121a16ed9c35931","after":"bc4a979e32f07adf054e16f2ee27e5671f190d49","ref":"refs/heads/thermal_virt","pushedAt":"2024-05-16T00:26:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"hv: enable thermal lvt interrupt\n\nThis patch can fetch the thermal lvt irq and propagate\nit to VM.\n\nAt this stage we support the case that there is only one VM\ngoverning thermal. And we pass the hardware thermal irq to this VM.\n\nFirst, we register the handler for thermal lvt interrupt, its irq\nvector is THERMAL_VECTOR and the handler is thermal_irq_handler().\n\nThen, when a thermal irq occurs, it flags the SOFTIRQ_THERMAL bit\nof softirq_pending, This bit triggers the thermal_softirq() function.\nAnd this function will inject the virtual thermal irq to VM.\n\nTracked-On: #8595\n\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"hv: enable thermal lvt interrupt"}},{"before":"ea97edf35737a7196470aaa7cffa45dcb62fe7d7","after":"8b0cc95ac410af833ce157e80121a16ed9c35931","ref":"refs/heads/thermal_virt","pushedAt":"2024-05-15T07:34:07.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"hv: expose thermal MSRs to VM.\n\nIn this phase, we only use one VM to control thermal.\nSo we make thermal MSRs readable and writable by this VM.\n\nThis VM is flagged with GUEST_FLAG_VTM, and can\nread/write thermal MSRs.\nFor the VMs not flagged with GUEST_FLAG_VTM,\ncan only read these thermal MSRs to get current status.\n\nTracked-On: #8595\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"hv: expose thermal MSRs to VM."}},{"before":"3aa778927a73e3060fa00de465afa351d65f9278","after":"26364cecb350a5e24e279a2a48fb00e17172599c","ref":"refs/heads/config_tool_thermal","pushedAt":"2024-05-10T07:37:28.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"config_tools: support the GUEST_FLAG_VTM flag\n\nIn hv, we implement the feature of thermal virtualization,\nWe want to use this GUEST_FLAG_VTM flag to enable and\ndisable this feature. So we mark this flag in config\ntools.\n\nTracked-On: #8595\n\nSigned-off-by: Kunhui-Li <kunhuix.li@intel.com>\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"config_tools: support the GUEST_FLAG_VTM flag"}},{"before":"cc83136dfa7c2c19f6ff277ba0300e9c5ae6c937","after":"ea97edf35737a7196470aaa7cffa45dcb62fe7d7","ref":"refs/heads/thermal_virt","pushedAt":"2024-05-10T06:51:21.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"hv: enable thermal lvt interrupt\n\nThis patch can fetch the thermal lvt irq and propagate\nit to VM.\n\nAt this stage we support the case that there is only one VM\ngoverning thermal. And we pass the hardware thermal irq to this VM.\n\nFirst, we register the handler for thermal lvt interrupt, its irq\nvector is THERMAL_VECTOR and the handler is thermal_irq_handler().\n\nThen, when a thermal irq occurs, it flags the SOFTIRQ_THERMAL bit\nof softirq_pending, This bit triggers the thermal_softirq() function.\nAnd this function will inject the virtual thermal irq to VM.\n\nTracked-On: #8595\n\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"hv: enable thermal lvt interrupt"}},{"before":"7151c82943eedfc0151d5b4da3e928920643884c","after":"cc83136dfa7c2c19f6ff277ba0300e9c5ae6c937","ref":"refs/heads/thermal_virt","pushedAt":"2024-05-10T06:29:16.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"hv: enable thermal lvt interrupt\n\nThis patch can fetch the thermal lvt irq and propagate\nit to VM.\n\nAt this stage we support the case that there is only one VM\ngoverning thermal. And we pass the hardware thermal irq to this VM.\n\nFirst, we register the handler for thermal lvt interrupt, its irq\nvector is THERMAL_VECTOR and the handler is thermal_irq_handler().\n\nThen, when a thermal irq occurs, it flags the SOFTIRQ_THERMAL bit\nof softirq_pending, This bit triggers the thermal_softirq() function.\nAnd this function will inject the virtual thermal irq to VM.\n\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"hv: enable thermal lvt interrupt"}},{"before":null,"after":"7151c82943eedfc0151d5b4da3e928920643884c","ref":"refs/heads/thermal_virt","pushedAt":"2024-05-10T06:22:49.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"hv: enable thermal lvt interrupt\n\nThis patch can fetch the thermal lvt irq and propagate\nit to VM.\n\nAt this stage we support the case that there is only one VM\ngoverning thermal. And we pass the hardware thermal irq to this VM.\n\nFirst, we register the handler for thermal lvt interrupt, its irq\nvector is THERMAL_VECTOR and the handler is thermal_irq_handler().\n\nThen, when a thermal irq occurs, it flags the SOFTIRQ_THERMAL bit\nof softirq_pending, This bit triggers the thermal_softirq() function.\nAnd this function will inject the virtual thermal irq to VM.\n\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"hv: enable thermal lvt interrupt"}},{"before":null,"after":"3aa778927a73e3060fa00de465afa351d65f9278","ref":"refs/heads/config_tool_thermal","pushedAt":"2024-05-10T06:20:44.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"config_tools: support the GUEST_FLAG_VTM flag\n\nIn hv, we implement the feature of thermal virtualization,\nWe want to use this GUEST_FLAG_VTM flag to enable and\ndisable this feature. So we mark this flag in config\ntools.\n\nSigned-off-by: Kunhui-Li <kunhuix.li@intel.com>\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"config_tools: support the GUEST_FLAG_VTM flag"}},{"before":"f073c6b7a47a0199fecd4a34de0d267261c28336","after":"1bc8c4c36339db49273103d75b75eaf412ddb18e","ref":"refs/heads/fix_preVM_acpi","pushedAt":"2024-01-25T02:47:34.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"config_tools: fix pre_launch VM ACPI table\n\nCurrent acpi table adopts the DWordAddressSpace to\npresent the PCI hole above 4G. It is not correct,\nbecause DWordAddressSpace is used to present the\nmem space below 4G.\nFollow the ACPI spec, modify to QWordAddressSpace here.\n\nRefer: 19.6.22. CreateQWordField (Create 64-Bit Buffer Field)\n\nTracked-On: #8552\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"config_tools: fix pre_launch VM ACPI table"}},{"before":null,"after":"f073c6b7a47a0199fecd4a34de0d267261c28336","ref":"refs/heads/fix_preVM_acpi","pushedAt":"2024-01-25T02:44:21.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"config_tools: fix pre_launch VM ACPI table\n\nCurrent acpi table adopts the DWordAddressSpace to\npresent the PCI hole above 4G. It is not correct,\nbecause DWordAddressSpace is used to present the\nmem space below 4G.\nFollow the ACPI spec, modify to QWordAddressSpace here.\n\nRefer: 19.6.22. CreateQWordField (Create 64-Bit Buffer Field)\n\nTracked-On: 8552\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>\nReviewed-by: Junjie Mao <junjie.mao@intel.com>","shortMessageHtmlLink":"config_tools: fix pre_launch VM ACPI table"}},{"before":null,"after":"db95ac24fa09c6622c332039d54308ceef2ee090","ref":"refs/heads/zw_sos_cpuid_msr_passthrough","pushedAt":"2023-06-01T03:12:33.664Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"6ZhangWei","name":"Zhang Wei","path":"/6ZhangWei","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/110207872?s=80&v=4"},"commit":{"message":"all cpuid is the same with native\n\nSigned-off-by: Zhangwei6 <wei6.zhang@intel.com>","shortMessageHtmlLink":"all cpuid is the same with native"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNS0xNlQwMDoyNjowMC4wMDAwMDBazwAAAARLFRaP","startCursor":"Y3Vyc29yOnYyOpK7MjAyNC0wNS0xNlQwMDoyNjowMC4wMDAwMDBazwAAAARLFRaP","endCursor":"Y3Vyc29yOnYyOpK7MjAyMy0wNi0wMVQwMzoxMjozMy42NjQ2NjdazwAAAAM4UYu1"}},"title":"Activity · 6ZhangWei/acrn-hypervisor"}